1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
|
/*
** Definitions for ARM64 CPUs.
** Copyright (C) 2005-2022 Mike Pall. See Copyright Notice in luajit.h
*/
#ifndef _LJ_TARGET_ARM64_H
#define _LJ_TARGET_ARM64_H
/* -- Registers IDs ------------------------------------------------------- */
#define GPRDEF(_) \
_(X0) _(X1) _(X2) _(X3) _(X4) _(X5) _(X6) _(X7) \
_(X8) _(X9) _(X10) _(X11) _(X12) _(X13) _(X14) _(X15) \
_(X16) _(X17) _(X18) _(X19) _(X20) _(X21) _(X22) _(X23) \
_(X24) _(X25) _(X26) _(X27) _(X28) _(FP) _(LR) _(SP)
#define FPRDEF(_) \
_(D0) _(D1) _(D2) _(D3) _(D4) _(D5) _(D6) _(D7) \
_(D8) _(D9) _(D10) _(D11) _(D12) _(D13) _(D14) _(D15) \
_(D16) _(D17) _(D18) _(D19) _(D20) _(D21) _(D22) _(D23) \
_(D24) _(D25) _(D26) _(D27) _(D28) _(D29) _(D30) _(D31)
#define VRIDDEF(_)
#define RIDENUM(name) RID_##name,
enum {
GPRDEF(RIDENUM) /* General-purpose registers (GPRs). */
FPRDEF(RIDENUM) /* Floating-point registers (FPRs). */
RID_MAX,
RID_TMP = RID_LR,
RID_ZERO = RID_SP,
/* Calling conventions. */
RID_RET = RID_X0,
RID_RETLO = RID_X0,
RID_RETHI = RID_X1,
RID_FPRET = RID_D0,
/* These definitions must match with the *.dasc file(s): */
RID_BASE = RID_X19, /* Interpreter BASE. */
RID_LPC = RID_X21, /* Interpreter PC. */
RID_GL = RID_X22, /* Interpreter GL. */
RID_LREG = RID_X23, /* Interpreter L. */
/* Register ranges [min, max) and number of registers. */
RID_MIN_GPR = RID_X0,
RID_MAX_GPR = RID_SP+1,
RID_MIN_FPR = RID_MAX_GPR,
RID_MAX_FPR = RID_D31+1,
RID_NUM_GPR = RID_MAX_GPR - RID_MIN_GPR,
RID_NUM_FPR = RID_MAX_FPR - RID_MIN_FPR
};
#define RID_NUM_KREF RID_NUM_GPR
#define RID_MIN_KREF RID_X0
/* -- Register sets ------------------------------------------------------- */
/* Make use of all registers, except for x18, fp, lr and sp. */
#define RSET_FIXED \
(RID2RSET(RID_X18)|RID2RSET(RID_FP)|RID2RSET(RID_LR)|RID2RSET(RID_SP)|\
RID2RSET(RID_GL))
#define RSET_GPR (RSET_RANGE(RID_MIN_GPR, RID_MAX_GPR) - RSET_FIXED)
#define RSET_FPR RSET_RANGE(RID_MIN_FPR, RID_MAX_FPR)
#define RSET_ALL (RSET_GPR|RSET_FPR)
#define RSET_INIT RSET_ALL
/* lr is an implicit scratch register. */
#define RSET_SCRATCH_GPR (RSET_RANGE(RID_X0, RID_X17+1))
#define RSET_SCRATCH_FPR \
(RSET_RANGE(RID_D0, RID_D7+1)|RSET_RANGE(RID_D16, RID_D31+1))
#define RSET_SCRATCH (RSET_SCRATCH_GPR|RSET_SCRATCH_FPR)
#define REGARG_FIRSTGPR RID_X0
#define REGARG_LASTGPR RID_X7
#define REGARG_NUMGPR 8
#define REGARG_FIRSTFPR RID_D0
#define REGARG_LASTFPR RID_D7
#define REGARG_NUMFPR 8
/* -- Spill slots --------------------------------------------------------- */
/* Spill slots are 32 bit wide. An even/odd pair is used for FPRs.
**
** SPS_FIXED: Available fixed spill slots in interpreter frame.
** This definition must match with the vm_arm64.dasc file.
** Pre-allocate some slots to avoid sp adjust in every root trace.
**
** SPS_FIRST: First spill slot for general use. Reserve min. two 32 bit slots.
*/
#define SPS_FIXED 4
#define SPS_FIRST 2
#define SPOFS_TMP 0
#define sps_scale(slot) (4 * (int32_t)(slot))
#define sps_align(slot) (((slot) - SPS_FIXED + 3) & ~3)
/* -- Exit state ---------------------------------------------------------- */
/* This definition must match with the *.dasc file(s). */
typedef struct {
lua_Number fpr[RID_NUM_FPR]; /* Floating-point registers. */
intptr_t gpr[RID_NUM_GPR]; /* General-purpose registers. */
int32_t spill[256]; /* Spill slots. */
} ExitState;
/* Highest exit + 1 indicates stack check. */
#define EXITSTATE_CHECKEXIT 1
/* Return the address of a per-trace exit stub. */
static LJ_AINLINE uint32_t *exitstub_trace_addr_(uint32_t *p, uint32_t exitno)
{
while (*p == (LJ_LE ? 0xd503201f : 0x1f2003d5)) p++; /* Skip A64I_NOP. */
return p + 3 + exitno;
}
/* Avoid dependence on lj_jit.h if only including lj_target.h. */
#define exitstub_trace_addr(T, exitno) \
exitstub_trace_addr_((MCode *)((char *)(T)->mcode + (T)->szmcode), (exitno))
/* -- Instructions -------------------------------------------------------- */
/* ARM64 instructions are always little-endian. Swap for ARM64BE. */
#if LJ_BE
#define A64I_LE(x) (lj_bswap(x))
#else
#define A64I_LE(x) (x)
#endif
/* Instruction fields. */
#define A64F_D(r) (r)
#define A64F_N(r) ((r) << 5)
#define A64F_A(r) ((r) << 10)
#define A64F_M(r) ((r) << 16)
#define A64F_IMMS(x) ((x) << 10)
#define A64F_IMMR(x) ((x) << 16)
#define A64F_U16(x) ((x) << 5)
#define A64F_U12(x) ((x) << 10)
#define A64F_S26(x) (((uint32_t)(x) & 0x03ffffffu))
#define A64F_S19(x) (((uint32_t)(x) & 0x7ffffu) << 5)
#define A64F_S14(x) (((uint32_t)(x) & 0x3fffu) << 5)
#define A64F_S9(x) ((x) << 12)
#define A64F_BIT(x) ((x) << 19)
#define A64F_SH(sh, x) (((sh) << 22) | ((x) << 10))
#define A64F_EX(ex) (A64I_EX | ((ex) << 13))
#define A64F_EXSH(ex,x) (A64I_EX | ((ex) << 13) | ((x) << 10))
#define A64F_FP8(x) ((x) << 13)
#define A64F_CC(cc) ((cc) << 12)
#define A64F_LSL16(x) (((x) / 16) << 21)
#define A64F_BSH(sh) ((sh) << 10)
/* Check for valid field range. */
#define A64F_S_OK(x, b) ((((x) + (1 << (b-1))) >> (b)) == 0)
typedef enum A64Ins {
A64I_S = 0x20000000,
A64I_X = 0x80000000,
A64I_EX = 0x00200000,
A64I_ON = 0x00200000,
A64I_K12 = 0x1a000000,
A64I_K13 = 0x18000000,
A64I_LS_U = 0x01000000,
A64I_LS_S = 0x00800000,
A64I_LS_R = 0x01200800,
A64I_LS_SH = 0x00001000,
A64I_LS_UXTWx = 0x00004000,
A64I_LS_SXTWx = 0x0000c000,
A64I_LS_SXTXx = 0x0000e000,
A64I_LS_LSLx = 0x00006000,
A64I_ADDw = 0x0b000000,
A64I_ADDx = 0x8b000000,
A64I_ADDSw = 0x2b000000,
A64I_ADDSx = 0xab000000,
A64I_NEGw = 0x4b0003e0,
A64I_NEGx = 0xcb0003e0,
A64I_SUBw = 0x4b000000,
A64I_SUBx = 0xcb000000,
A64I_SUBSw = 0x6b000000,
A64I_SUBSx = 0xeb000000,
A64I_MULw = 0x1b007c00,
A64I_MULx = 0x9b007c00,
A64I_SMULL = 0x9b207c00,
A64I_ANDw = 0x0a000000,
A64I_ANDx = 0x8a000000,
A64I_ANDSw = 0x6a000000,
A64I_ANDSx = 0xea000000,
A64I_EORw = 0x4a000000,
A64I_EORx = 0xca000000,
A64I_ORRw = 0x2a000000,
A64I_ORRx = 0xaa000000,
A64I_TSTw = 0x6a00001f,
A64I_TSTx = 0xea00001f,
A64I_CMPw = 0x6b00001f,
A64I_CMPx = 0xeb00001f,
A64I_CMNw = 0x2b00001f,
A64I_CMNx = 0xab00001f,
A64I_CCMPw = 0x7a400000,
A64I_CCMPx = 0xfa400000,
A64I_CSELw = 0x1a800000,
A64I_CSELx = 0x9a800000,
A64I_ASRw = 0x13007c00,
A64I_ASRx = 0x9340fc00,
A64I_LSLx = 0xd3400000,
A64I_LSRx = 0xd340fc00,
A64I_SHRw = 0x1ac02000,
A64I_SHRx = 0x9ac02000, /* lsl/lsr/asr/ror x0, x0, x0 */
A64I_REVw = 0x5ac00800,
A64I_REVx = 0xdac00c00,
A64I_EXTRw = 0x13800000,
A64I_EXTRx = 0x93c00000,
A64I_BFMw = 0x33000000,
A64I_BFMx = 0xb3400000,
A64I_SBFMw = 0x13000000,
A64I_SBFMx = 0x93400000,
A64I_SXTBw = 0x13001c00,
A64I_SXTHw = 0x13003c00,
A64I_SXTW = 0x93407c00,
A64I_UBFMw = 0x53000000,
A64I_UBFMx = 0xd3400000,
A64I_UXTBw = 0x53001c00,
A64I_UXTHw = 0x53003c00,
A64I_MOVw = 0x2a0003e0,
A64I_MOVx = 0xaa0003e0,
A64I_MVNw = 0x2a2003e0,
A64I_MVNx = 0xaa2003e0,
A64I_MOVKw = 0x72800000,
A64I_MOVKx = 0xf2800000,
A64I_MOVZw = 0x52800000,
A64I_MOVZx = 0xd2800000,
A64I_MOVNw = 0x12800000,
A64I_MOVNx = 0x92800000,
A64I_LDRB = 0x39400000,
A64I_LDRH = 0x79400000,
A64I_LDRw = 0xb9400000,
A64I_LDRx = 0xf9400000,
A64I_LDRLw = 0x18000000,
A64I_LDRLx = 0x58000000,
A64I_STRB = 0x39000000,
A64I_STRH = 0x79000000,
A64I_STRw = 0xb9000000,
A64I_STRx = 0xf9000000,
A64I_STPw = 0x29000000,
A64I_STPx = 0xa9000000,
A64I_LDPw = 0x29400000,
A64I_LDPx = 0xa9400000,
A64I_B = 0x14000000,
A64I_BCC = 0x54000000,
A64I_BL = 0x94000000,
A64I_BR = 0xd61f0000,
A64I_BLR = 0xd63f0000,
A64I_TBZ = 0x36000000,
A64I_TBNZ = 0x37000000,
A64I_CBZ = 0x34000000,
A64I_CBNZ = 0x35000000,
A64I_NOP = 0xd503201f,
/* FP */
A64I_FADDd = 0x1e602800,
A64I_FSUBd = 0x1e603800,
A64I_FMADDd = 0x1f400000,
A64I_FMSUBd = 0x1f408000,
A64I_FNMADDd = 0x1f600000,
A64I_FNMSUBd = 0x1f608000,
A64I_FMULd = 0x1e600800,
A64I_FDIVd = 0x1e601800,
A64I_FNEGd = 0x1e614000,
A64I_FABS = 0x1e60c000,
A64I_FSQRTd = 0x1e61c000,
A64I_LDRs = 0xbd400000,
A64I_LDRd = 0xfd400000,
A64I_STRs = 0xbd000000,
A64I_STRd = 0xfd000000,
A64I_LDPs = 0x2d400000,
A64I_LDPd = 0x6d400000,
A64I_STPs = 0x2d000000,
A64I_STPd = 0x6d000000,
A64I_FCMPd = 0x1e602000,
A64I_FCMPZd = 0x1e602008,
A64I_FCSELd = 0x1e600c00,
A64I_FRINTMd = 0x1e654000,
A64I_FRINTPd = 0x1e64c000,
A64I_FRINTZd = 0x1e65c000,
A64I_FCVT_F32_F64 = 0x1e624000,
A64I_FCVT_F64_F32 = 0x1e22c000,
A64I_FCVT_F32_S32 = 0x1e220000,
A64I_FCVT_F64_S32 = 0x1e620000,
A64I_FCVT_F32_U32 = 0x1e230000,
A64I_FCVT_F64_U32 = 0x1e630000,
A64I_FCVT_F32_S64 = 0x9e220000,
A64I_FCVT_F64_S64 = 0x9e620000,
A64I_FCVT_F32_U64 = 0x9e230000,
A64I_FCVT_F64_U64 = 0x9e630000,
A64I_FCVT_S32_F64 = 0x1e780000,
A64I_FCVT_S32_F32 = 0x1e380000,
A64I_FCVT_U32_F64 = 0x1e790000,
A64I_FCVT_U32_F32 = 0x1e390000,
A64I_FCVT_S64_F64 = 0x9e780000,
A64I_FCVT_S64_F32 = 0x9e380000,
A64I_FCVT_U64_F64 = 0x9e790000,
A64I_FCVT_U64_F32 = 0x9e390000,
A64I_FMOV_S = 0x1e204000,
A64I_FMOV_D = 0x1e604000,
A64I_FMOV_R_S = 0x1e260000,
A64I_FMOV_S_R = 0x1e270000,
A64I_FMOV_R_D = 0x9e660000,
A64I_FMOV_D_R = 0x9e670000,
A64I_FMOV_DI = 0x1e601000,
} A64Ins;
typedef enum A64Shift {
A64SH_LSL, A64SH_LSR, A64SH_ASR, A64SH_ROR
} A64Shift;
typedef enum A64Extend {
A64EX_UXTB, A64EX_UXTH, A64EX_UXTW, A64EX_UXTX,
A64EX_SXTB, A64EX_SXTH, A64EX_SXTW, A64EX_SXTX,
} A64Extend;
/* ARM condition codes. */
typedef enum A64CC {
CC_EQ, CC_NE, CC_CS, CC_CC, CC_MI, CC_PL, CC_VS, CC_VC,
CC_HI, CC_LS, CC_GE, CC_LT, CC_GT, CC_LE, CC_AL,
CC_HS = CC_CS, CC_LO = CC_CC
} A64CC;
#endif
|
